The conventional single-phase quasi-Z-source (QZS) inverter has a high leakage current as it is connected to the grid. To address this problem, this paper proposes a transformerless QZS inverter, which can reduce the leakage current for single-phase grid-tied applications. The proposed inverter effectively alleviates the leakage current problem by removing high-frequency components for the common-mode voltage. The operation principle of the proposed inverter is described together with its control strategy. A control scheme is presented for regulating the DC-link voltage and the grid current. A 1.0 kW prototype inverter was designed and tested to verify the performance of the proposed inverter. Silicon carbide (SiC) power devices were applied to the proposed inverter to increase the power efficiency. The experimental results showed that the proposed inverter achieved high performance for leakage current reduction and power efficiency improvement.
transformerless inverters by applying decoupling circuits to the current source inverters [16, 17] . To date, however, only a few studies [13] [14] [15] have been reported that apply decoupling circuits to ZS inverters. In [13] , a symmetric ZS HERIC inverter was proposed. It uses an additional two power switches for maintaining the common-mode voltage constant. In [14, 15] , a QZS HERIC inverter was suggested. It uses an additional two power switches and two power diodes for clamping the common-mode voltage. The inverters in [13] [14] [15] commonly have three distinct switching states, namely powering, freewheeling, and shoot-through states. During powering states, the inverter delivers the DC power into the grid. During shoot-through states, the inverter is decoupled from the grid by turning on all power switches simultaneously in full-bridge inverter legs. After every powering state and shoot-through state, freewheeling states are necessary. During freewheeling states, the grid current circulates through extra power switches, which operate with the grid frequency. However, the previous inverters [13] [14] [15] have drawbacks such as (1) they still use the bipolar PWM for power switches in full-bridge inverter legs; and (2) they always need freewheeling states for every powering state and shoot-through state. These drawbacks increase the number of switching times for the power switches, causing high switching power losses. transformerless inverters by applying decoupling circuits to the current source inverters [16, 17] . To date, however, only a few studies [13] [14] [15] have been reported that apply decoupling circuits to ZS inverters. In [13] , a symmetric ZS HERIC inverter was proposed. It uses an additional two power switches for maintaining the common-mode voltage constant. In [14, 15] , a QZS HERIC inverter was suggested. It uses an additional two power switches and two power diodes for clamping the common-mode voltage. The inverters in [13] [14] [15] commonly have three distinct switching states, namely powering, freewheeling, and shoot-through states. During powering states, the inverter delivers the DC power into the grid. During shoot-through states, the inverter is decoupled from the grid by turning on all power switches simultaneously in full-bridge inverter legs. After every powering state and shoot-through state, freewheeling states are necessary. During freewheeling states, the grid current circulates through extra power switches, which operate with the grid frequency. However, the previous inverters [13] [14] [15] have drawbacks such as (1) they still use the bipolar PWM for power switches in full-bridge inverter legs; and (2) they always need freewheeling states for every powering state and shoot-through state. These drawbacks increase the number of switching times for the power switches, causing high switching power losses. To address the above-mentioned drawbacks, this paper proposes a transformerless QZS inverter, which can effectively reduce the leakage current for single-phase grid-tied applications. Figure 2 shows the circuit diagram of the proposed inverter. The idea behind the proposed inverter was to relate two high-frequency switching legs (S1, S2 and S3, S4) with the grid using a bidirectional switch (S5, S6) and two inductors (L3, L4). The bidirectional switch operates with the grid frequency, providing a current path for clamping the common-mode voltage vp to the neutral and the grid voltage vg, for positive and negative grid cycles, respectively. The leakage current ip can be reduced due to the absence of high-frequency components for vp. Shoot-through states are implemented by turning on two power switches simultaneously in only one switching leg. This leads to low switching power losses compared to the previous inverters in [13] [14] [15] . A control scheme is suggested for regulating the DC-link voltage VPN and the grid current ig. Since the peak DC-link voltage is controlled by a voltage controller, the grid current control can be directly implemented to regulate ig. In this paper, Section 2 describes the operation principle and the control strategy of the proposed inverter. Section 3 presents the experimental results for a 1.0 kW prototype inverter. Silicon carbide (SiC) power devices were applied to the proposed inverter to increase the power efficiency. Section 4 ends the paper by presenting the conclusion. To address the above-mentioned drawbacks, this paper proposes a transformerless QZS inverter, which can effectively reduce the leakage current for single-phase grid-tied applications. Figure 2 shows the circuit diagram of the proposed inverter. The idea behind the proposed inverter was to relate two high-frequency switching legs (S 1 , S 2 and S 3 , S 4 ) with the grid using a bidirectional switch (S 5 , S 6 ) and two inductors (L 3 , L 4 ). The bidirectional switch operates with the grid frequency, providing a current path for clamping the common-mode voltage v p to the neutral and the grid voltage v g , for positive and negative grid cycles, respectively. The leakage current i p can be reduced due to the absence of high-frequency components for v p . Shoot-through states are implemented by turning on two power switches simultaneously in only one switching leg. This leads to low switching power losses compared to the previous inverters in [13] [14] [15] . A control scheme is suggested for regulating the DC-link voltage V PN and the grid current i g . Since the peak DC-link voltage is controlled by a voltage controller, the grid current control can be directly implemented to regulate i g . In this paper, Section 2 describes the operation principle and the control strategy of the proposed inverter. Section 3 presents the experimental results for a 1.0 kW prototype inverter. Silicon carbide (SiC) power devices were applied to the proposed inverter to increase the power efficiency. Section 4 ends the paper by presenting the conclusion. Figure 2 shows a circuit diagram of the proposed inverter. It has a QZS circuit (L1, L2, C1, C2, D1), a full-bridge inverter (S1, S2, S3, S4, L3, L4), and a bidirectional switch (S5, S6). Cp is modeled as the parasitic capacitance between the inverter and the grid voltage vg. Vin is the DC voltage. VPN is the DC-link voltage. VC1 and VC2 are the capacitor voltages for C1 and C2, respectively. iL1 and iL2 are the inductor currents for L1 and L2, respectively. iL3 and iL4 are the inductor currents for L3 and L4, respectively. iL1 ~ iL4 are assumed to be continuous. C1 and C2 are assumed to have large capacitance so that their ripple components are negligible.
Proposed Inverter

Operation Principle
The proposed inverter has three switching states, namely the powering, freewheeling, and shoot-through states. For a positive grid cycle, S6 is always turned on. S1 and S2 operate complementarily during the non-shoot-through states. Figure 3 shows the switching circuit diagrams of the proposed inverter for a positive grid cycle. During the powering state in Figure 3a , S1 is turned on. The DC voltage source supplies electric power to the grid as D1 is turned on. ig flows through vg, S6, VPN, S1, and L3. The following voltage equation is obtained as in:
iL1 flows through L1, DSb, C1, and Vin. iL2 flows through L2, C2, and D1. The following voltage equations are obtained as in:
During the freewheeling state in Figure 3b , S2 is turned on. The energy stored in L3 is transferred to vg. ig freewheels through vg, S6, S2, and L3. The following voltage equation is obtained as in:
As L1 and L2 are discharged, C1 and C2 are charged. During the shoot-through state in Figure 3c , S1 and S2 are turned on simultaneously. As D1 is turned off, L1 and L2 are charged. The following voltage equations are obtained as in:
ig flows through vg, S6, S2, and L3, as in the freewheeling state. Figure 2 shows a circuit diagram of the proposed inverter. It has a QZS circuit (L 1 ,
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, and a bidirectional switch (S 5 , S 6 ). C p is modeled as the parasitic capacitance between the inverter and the grid voltage v g . V in is the DC voltage. V PN is the DC-link voltage. V C1 and V C2 are the capacitor voltages for C 1 and C 2 , respectively. i L1 and i L2 are the inductor currents for L 1 and L 2 , respectively. i L3 and i L4 are the inductor currents for L 3 and L 4 , respectively. i L1~iL4 are assumed to be continuous. C 1 and C 2 are assumed to have large capacitance so that their ripple components are negligible.
The proposed inverter has three switching states, namely the powering, freewheeling, and shoot-through states. For a positive grid cycle, S 6 is always turned on. S 1 and S 2 operate complementarily during the non-shoot-through states. Figure 3 shows the switching circuit diagrams of the proposed inverter for a positive grid cycle. During the powering state in Figure 3a , S 1 is turned on. The DC voltage source supplies electric power to the grid as D 1 is turned on. i g flows through v g , S 6 , V PN , S 1 , and L 3 . The following voltage equation is obtained as in:
i L1 flows through L 1 , D Sb , C 1 , and V in . i L2 flows through L 2 , C 2 , and D 1 . The following voltage equations are obtained as in:
During the freewheeling state in Figure 3b , S 2 is turned on. The energy stored in L 3 is transferred to v g . i g freewheels through v g , S 6 , S 2 , and L 3 . The following voltage equation is obtained as in:
As L 1 and L 2 are discharged, C 1 and C 2 are charged. During the shoot-through state in Figure 3c , S 1 and S 2 are turned on simultaneously. As D 1 is turned off, L 1 and L 2 are charged. The following voltage equations are obtained as in:
i g flows through v g , S 6 , S 2 , and L 3 , as in the freewheeling state. Figure 4 shows the switching circuit diagrams of the proposed inverter for a negative grid cycle. S5 is always turned on for a negative grid cycle. S3 and S4 operate complementarily during the non-shoot-through states. The operation principle for a negative grid cycle is not described here because it can be analogously explained as the operation principle for a positive grid cycle.
As shown in Figure 3 , S6 provides a closed path for Cp to be clamped to the zero voltage for a positive grid cycle. On the other hand, as shown in Figure 4 , S5 provides a closed path for Cp to be clamped to the grid voltage for a negative grid cycle for a negative grid cycle. Then, the common-mode voltage vp can be represented as in: Figure 4 shows the switching circuit diagrams of the proposed inverter for a negative grid cycle. S 5 is always turned on for a negative grid cycle. S 3 and S 4 operate complementarily during the non-shoot-through states. The operation principle for a negative grid cycle is not described here because it can be analogously explained as the operation principle for a positive grid cycle.
As shown in Figure 3 , S 6 provides a closed path for C p to be clamped to the zero voltage for a positive grid cycle. On the other hand, as shown in Figure 4 , S 5 provides a closed path for C p to be clamped to the grid voltage for a negative grid cycle for a negative grid cycle. Then, the common-mode voltage v p can be represented as in:
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The parasitic capacitance C p can be free from the high-frequency components for both positive and negative grid cycles. This leads to the low leakage current i p , regardless of the high-frequency switching operation of the inverter. The parasitic capacitance Cp can be free from the high-frequency components for both positive and negative grid cycles. This leads to the low leakage current ip, regardless of the high-frequency switching operation of the inverter. Figure 5 shows the signal diagrams for S1 ~ S4 when they operate with high switching frequency. S1 and S3 are the main control switches for positive and negative grid cycles, respectively. S1 (S3) and S2 (S4) operate complementarily during the non-shoot-through states, respectively. A simple boost modulation scheme is adopted for generating the shoot-through duty cycles [18] . The shoot-through state is equally distributed into two parts adjacent with the on-time of the main control switch. Shoot-through states are implemented by turning on two power switches simultaneously in only one switching leg, which leads to low switching power losses, compared to the previous inverters in [13] [14] [15] . Given that the on-time interval for the main control switch is TON for one switching period TS, from (1) and (4), the average voltage VL3,avg for L3 over TS should be zero, respectively, as in: Figure 5 shows the signal diagrams for S 1~S4 when they operate with high switching frequency. S 1 and S 3 are the main control switches for positive and negative grid cycles, respectively. S 1 (S 3 ) and S 2 (S 4 ) operate complementarily during the non-shoot-through states, respectively. A simple boost modulation scheme is adopted for generating the shoot-through duty cycles [18] . The shoot-through state is equally distributed into two parts adjacent with the on-time of the main control switch. Shoot-through states are implemented by turning on two power switches simultaneously in only one switching leg, which leads to low switching power losses, compared to the previous inverters in [13] [14] [15] . Given that the on-time interval for the main control switch is T ON for one switching period T S , from (1) and (4), the average voltage V L3,avg for L 3 over T S should be zero, respectively, as in:
The ratio between TON and TS is obtained as in: Figure 5 . Signal diagrams for S1 ~ S4 when they operate with high switching frequency.
where Vg is the positive peak value of vg, and ω is the angular frequency of vg. Given that the time interval during the shoot-through state is TST for TS, the average voltages VL1,avg and VL2,avg for L1 and L2 over TS should be zero, respectively, as in:
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From Equations (10) and (11), we have:
From Equation (11), the shoot-through duty cycle DST is represented as in:
From Equations (12) and (13), VC1 and VC2 are represented as in:
.
Since VPN = VC1 + VC2, from Equations (14) and (15), we have:
Control Strategy
As the proposed inverter steps down the DC-link voltage VPN to the level of vg, it regulates the DC-link voltage and controls the grid current ig. From Equations (3) and (6), the average voltage for L2 over TS is obtained with the inductor current deviation ∆iL2 as in:
Since VPN = VC1 + VC2, DST is derived as in: The ratio between T ON and T S is obtained as in:
where V g is the positive peak value of v g , and ω is the angular frequency of v g . Given that the time interval during the shoot-through state is T ST for T S , the average voltages V L1,avg and V L2,avg for L 1 and L 2 over T S should be zero, respectively, as in:
From Equation (11), the shoot-through duty cycle D ST is represented as in:
From Equations (12) and (13), V C1 and V C2 are represented as in:
Since V PN = V C1 + V C2 , from Equations (14) and (15), we have:
As the proposed inverter steps down the DC-link voltage V PN to the level of v g , it regulates the DC-link voltage and controls the grid current i g . From Equations (3) and (6), the average voltage for L 2 over T S is obtained with the inductor current deviation ∆i L2 as in:
Since V PN = V C1 + V C2 , D ST is derived as in:
Suppose that L 1 = L 2 = L i and i L1 = i L2 = i i , D ST can be represented as in:
where D ST,N is the nominal shoot-through duty cycle and D ST,C is the controlled shoot-through duty cycle as in:
V* PN is the reference value for the peak DC-link voltage. To make the peak DC-link voltage to track its reference V* PN , the following proportional-integral (PI) voltage control is used as in:
where k p and k i are the PI control gains, respectively. Here, V* C2 is the reference value for the capacitor voltage V C2 , which is utilized for the DC-link voltage control as V PN is a pulsating voltage [19] . V* C2 is given as in:
which is obtained from the following relations as V PN = V C1 + V C2 and V in = V C1 -V C2 . For the positive grid cycle, from Equations (1) and (4), the average voltage for L 3 over T S is obtained with the grid current deviation ∆i g as in:
where D 1 is the duty cycle of S 1 without considering D ST . From Equation (24), D 1 is represented as in:
Similarly, the duty cycle D 3 of S 3 without considering D ST for a negative grid cycle can be represented as in:
and D 3 without considering D ST can be represented as the sinusoidal PWM duty cycle D SPWM as in:
where D SPWM,N is the nominal sinusoidal PWM duty cycle and D SPWM,C is the controlled sinusoidal PWM duty cycle as in:
To make the grid current to track its reference i* g , the following proportional (P) current control is used as in:
where k g is the P control gain. i* g is given as in:
where I* g is the peak magnitude of the current reference. Figure 6 shows the control block diagrams of the proposed inverter. Figure 6a shows the control block diagram for the DC-link voltage control. Figure 6b shows the control block diagram for the grid current control. The phase-locked loop (PLL) control is used for the grid synchronization [20] . 
where kg is the P control gain. i*g is given as in:
where I*g is the peak magnitude of the current reference. Figure 6 shows the control block diagrams of the proposed inverter. Figure 6a shows the control block diagram for the DC-link voltage control. Figure 6b shows the control block diagram for the grid current control. The phase-locked loop (PLL) control is used for the grid synchronization [20] . The duty cycle for the main control switch can be finally obtained by summing DSPWM and DST. 
Experimental Results
A 1.0 kW prototype inverter was designed for the proposed inverter for vg = 60 Hz/220 Vrms. The valve regulated lead-acid batteries were used for the DC voltage Vin, the nominal voltage of which was 250 V. The V*PN was set to 500 V for DST = 0.25. SiC metal-oxide field-effect transistors (MOSFETs) (C2M0080120D, CREE) were used for Sb. A SiC Schottky diode (C4D20120D, CREE) was used for D1. A digital signal controller (dsPIC30F6015, Microchip) was used for implementing the DC-link voltage and grid current controllers and for generating the duty cycle signals.
The inverter in Figure 1 and the inverter in [15] were designed using insulated gate bipolar transistors (IGBTs). In the conventional inverter in Figure 1 , an IGBT (IKW25T120, Infineon) was used for S1 ~ S4 with a switching frequency of 10 kHz. A unipolar PWM was adopted for the conventional inverter, due to its better switching performance than a bipolar PWM. In the inverter in [15] , IKW25T120 was used for S1 ~ S4 with a switching frequency of 10 kHz. IKW25T120 and C4D20120D were used for the extra power switches and extra power diodes, respectively. The proposed inverter used IKW25T120 for S1 ~ S4 with a switching frequency of 10 kHz and for S5 and S6 with a switching frequency of 60 Hz, respectively. Figure 7 shows a picture of the prototype inverter. The inductance for L1 ~ L4 was selected as 1.0 mH. L3 and L4 were implemented as a coupled inductor, which simplified the circuit layout. The capacitance for C1 and C2 was selected as 560 μF. Figure 8 shows the experimental waveforms of the conventional inverter in Figure 1 and the proposed inverter, respectively. Figure 8a shows vg and vp in the conventional inverter. Figure 8b shows vg and ip in the conventional inverter. Figure 8c shows vg and vp in the proposed inverter. Figure 8d shows vg and ip in the proposed inverter. The leakage current in the proposed inverter was greatly reduced compared to that in the conventional inverter. 
A 1.0 kW prototype inverter was designed for the proposed inverter for v g = 60 Hz/220 V rms . The valve regulated lead-acid batteries were used for the DC voltage V in , the nominal voltage of which was 250 V. The V* PN was set to 500 V for D ST = 0.25. SiC metal-oxide field-effect transistors (MOSFETs) (C2M0080120D, CREE) were used for S b . A SiC Schottky diode (C4D20120D, CREE) was used for D 1 . A digital signal controller (dsPIC30F6015, Microchip) was used for implementing the DC-link voltage and grid current controllers and for generating the duty cycle signals.
The inverter in Figure 1 and the inverter in [15] were designed using insulated gate bipolar transistors (IGBTs). In the conventional inverter in Figure 1 , an IGBT (IKW25T120, Infineon) was used for S 1~S4 with a switching frequency of 10 kHz. A unipolar PWM was adopted for the conventional inverter, due to its better switching performance than a bipolar PWM. In the inverter in [15] , IKW25T120 was used for S 1~S4 with a switching frequency of 10 kHz. IKW25T120 and C4D20120D were used for the extra power switches and extra power diodes, respectively. The proposed inverter used IKW25T120 for S 1~S4 with a switching frequency of 10 kHz and for S 5 and S 6 with a switching frequency of 60 Hz, respectively. Figure 7 shows a picture of the prototype inverter. The inductance for L 1~L4 was selected as 1.0 mH. L 3 and L 4 were implemented as a coupled inductor, which simplified the circuit layout. The capacitance for C 1 and C 2 was selected as 560 µF. Figure 9 shows the experimental waveforms of the proposed inverter. Figure 9a shows the Vin, VPN, vg, and ig. The proposed inverter steps up Vin to VPN, and controls ig with high power factor. Figure 9b shows the Vin, VC2, and VPN. The peak DC-link voltage was regulated and the grid current was controlled in the proposed inverter. Figure 9c shows the Vin, VC12, VC2, and iL1. Since the proposed inverter operates in the grid-tied mode, a twice grid frequency DC ripple current was observed on the DC input side. If active power decoupling schemes [17] are adopted, the ripple components as well as the reactive component sizes can be reduced. Figure 8 shows the experimental waveforms of the conventional inverter in Figure 1 and the proposed inverter, respectively. Figure 8a shows v g and v p in the conventional inverter. Figure 8b shows v g and i p in the conventional inverter. Figure 8c shows v g and v p in the proposed inverter. Figure 8d shows v g and i p in the proposed inverter. The leakage current in the proposed inverter was greatly reduced compared to that in the conventional inverter. Figure 9 shows the experimental waveforms of the proposed inverter. Figure 9a shows the Vin, VPN, vg, and ig. The proposed inverter steps up Vin to VPN, and controls ig with high power factor. Figure 9b shows the Vin, VC2, and VPN. The peak DC-link voltage was regulated and the grid current was controlled in the proposed inverter. Figure 9c shows the Vin, VC12, VC2, and iL1. Since the proposed inverter operates in the grid-tied mode, a twice grid frequency DC ripple current was observed on the DC input side. If active power decoupling schemes [17] are adopted, the ripple components as well as the reactive component sizes can be reduced. Figure 9 shows the experimental waveforms of the proposed inverter. Figure 9a shows the V in , V PN , v g , and i g . The proposed inverter steps up V in to V PN , and controls i g with high power factor. Figure 9b shows the V in , V C2 , and V PN . The peak DC-link voltage was regulated and the grid current was controlled in the proposed inverter. Figure 9c shows the V in , V C12 , V C2 , and i L1 . Since the proposed inverter operates in the grid-tied mode, a twice grid frequency DC ripple current was observed on the DC input side. If active power decoupling schemes [17] are adopted, the ripple components as well as the reactive component sizes can be reduced. Figure 10 shows the power efficiency curves of the inverters. Figure 10a shows the power efficiency curves when the IGBTs have been adopted for the power switches. The inverter in Figure 1 achieved an efficiency of 91.7% at the rated power. The inverter in [15] achieved an efficiency of 92.1% at the rated power. The proposed inverter achieved an efficiency of 92.6% at the rated power, obtaining the highest efficiency of 92.9% at 0.6 kW. The proposed inverter obtained higher power efficiency than the previous inverters. The proposed inverter not only improved the power efficiency by reducing the leakage current, but also alleviated switching power losses by reducing the number of switching times for power switches. Figure 10b shows the power efficiency curves when the SiC MOSFETs were adopted for the power switches. It is observed that the power efficiency was improved when the SiC MOSFETS were used for the power switches. The inverter in Figure 1 achieved an efficiency of 93.6 % at the rated power. The inverter in [15] achieved an efficiency of 94.0 % at the rated power. The proposed inverter achieved an efficiency of 94.7% at the rated power, obtaining the highest efficiency of 95.1% at 0.6 kW. Regardless of the types of power switches, the proposed inverter achieved higher power efficiency than previous inverters. Figure 10 shows the power efficiency curves of the inverters. Figure 10a shows the power efficiency curves when the IGBTs have been adopted for the power switches. The inverter in Figure 1 achieved an efficiency of 91.7% at the rated power. The inverter in [15] achieved an efficiency of 92.1% at the rated power. The proposed inverter achieved an efficiency of 92.6% at the rated power, obtaining the highest efficiency of 92.9% at 0.6 kW. The proposed inverter obtained higher power efficiency than the previous inverters. The proposed inverter not only improved the power efficiency by reducing the leakage current, but also alleviated switching power losses by reducing the number of switching times for power switches. Figure 10b shows the power efficiency curves when the SiC MOSFETs were adopted for the power switches. It is observed that the power efficiency was improved when the SiC MOSFETS were used for the power switches. The inverter in Figure 1 achieved an efficiency of 93.6% at the rated power. The inverter in [15] achieved an efficiency of 94.0% at the rated power. The proposed inverter achieved an efficiency of 94.7% at the rated power, obtaining the highest efficiency of 95.1% at 0.6 kW. Regardless of the types of power switches, the proposed inverter achieved higher power efficiency than previous inverters. the number of switching times for power switches. Figure 10b shows the power efficiency curves when the SiC MOSFETs were adopted for the power switches. It is observed that the power efficiency was improved when the SiC MOSFETS were used for the power switches. The inverter in Figure 1 achieved an efficiency of 93.6 % at the rated power. The inverter in [15] achieved an efficiency of 94.0 % at the rated power. The proposed inverter achieved an efficiency of 94.7% at the rated power, obtaining the highest efficiency of 95.1% at 0.6 kW. Regardless of the types of power switches, the proposed inverter achieved higher power efficiency than previous inverters. 
Discussion
Power Loss Comparison
A unipolar PWM was used for both the conventional inverter in Figure 1 and the proposed inverter. In both inverters, S 1 and S 2 (S 3 and S 4 ) had one turn-on switching loss and one turn-off switching loss during one switching period, respectively, for the positive (negative) grid cycle. Both inverters had two turn-on switching losses and two turn-off switching losses during one switching period. The number of switching times was identical during one switching period, as one of the switching legs operated at grid frequency. The number of conducted switching devices was also identical during one switching period. Then, both inverters had identical switching and conduction losses. Even though they had identical power losses for the switching devices, the conventional inverter in Figure 1 had a high leakage current, while the proposed inverter had a low leakage current. This is the reason why the proposed inverter achieved higher power efficiency than the conventional inverter in Figure 1 . Figure 11a shows the circuit diagram of the previous inverter in [15] . Figure 11b shows its switching signal diagrams for S 1~S4 during one switching period. In the previous inverter in [15] , S 5 (S 6 ) was always turned on for the positive (negative) grid cycle. S 1 and S 4 (S 2 and S 3 ) operated together during one switching period. In order to generate the shoot-through switching states, S 1 , S 2 , S 3 , and S 4 had to be simultaneously turned on during one switching period, as shown in Figure 11b . S 1 and S 4 (S 2 and S 3 ) had two turn-on switching losses and two turn-off switching losses during one switching period, respectively, for the positive (negative) grid cycle. Meanwhile, S 2 and S 3 (S 1 and S 4 ) had one turn-on switching loss and one turn-off switching loss during one switching period, respectively, for the positive (negative) grid cycle. Then, the previous inverter in [15] had six turn-on switching losses and six turn-off switching losses during one switching period. Thus, the previous inverter in [15] had higher switching losses than the proposed inverter, even though the additional switches (S 5 , S 6 ) in both inverters operated at the grid frequency. In addition, the conduction losses of the previous inverter in [15] were higher than the proposed inverter because of the use of two additional diodes. This is the reason why the proposed inverter achieved higher power efficiency than the previous inverter in [15] . This is also the reason why the previous inverter in [15] achieved lower power efficiency than the conventional inverter in Figure 1 . As the power level decreased, the switching power losses became significant, which reduced the light load efficiency.
both inverters operated at the grid frequency. In addition, the conduction losses of the previous inverter in [15] were higher than the proposed inverter because of the use of two additional diodes. This is the reason why the proposed inverter achieved higher power efficiency than the previous inverter in [15] . This is also the reason why the previous inverter in [15] achieved lower power efficiency than the conventional inverter in Figure 1 . As the power level decreased, the switching power losses became significant, which reduced the light load efficiency. 
Topological Investigation
The decoupling circuits for reducing the leakage current can be divided into two concepts, namely AC-based and DC-based decoupling techniques [9] . The proposed inverter can be derived from the AC-based decoupling technique as the bidirectional switch (S5, S6) and two inductors (L3, L4) provide the current path for clamping the common-mode voltage to the neutral and the grid voltage for the positive and negative grid cycles, respectively. The DC-link voltage between the QZS circuit and the full-bridge inverter pulsates as the shoot-through state is generated. Thus, deriving a DC-based decoupling technique will be quite achievable for the ZS-based inverters. Along with the present state of the art and trend of decoupling circuit techniques [9] , the embedded-switch inverter (ESI) [21] and zero-voltage state rectifier (ZVR) [22] concepts can be candidate solutions for extending leakage current reduction schemes to three-phase inverter applications. Furthermore, multilevel inverters using cascaded topologies [23] [24] [25] can be advanced approaches for QZS inverters to improve the output power quality.
Conclusions
A high-efficiency transformerless QZS inverter was proposed for single-phase grid-tied applications. The proposed inverter effectively reduced the leakage current, providing high power efficiency. A bidirectional switch operating with the grid frequency was used, which provided a current path to remove high-frequency components for the common-mode voltage. Switching power losses were also alleviated by reducing the number of switching times for power switches. The operation principle of the proposed inverter was described. A control scheme was suggested for regulating the DC-link voltage and the grid current. A 1.0 kW prototype inverter was designed and tested to evaluate the performance of the proposed inverter. SiC MOSFETs were applied to the 
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Conclusions
A high-efficiency transformerless QZS inverter was proposed for single-phase grid-tied applications. The proposed inverter effectively reduced the leakage current, providing high power efficiency. A bidirectional switch operating with the grid frequency was used, which provided a current path to remove high-frequency components for the common-mode voltage. Switching power losses were also alleviated by reducing the number of switching times for power switches. The operation principle of the proposed inverter was described. A control scheme was suggested for regulating the DC-link voltage and the grid current. A 1.0 kW prototype inverter was designed and tested to evaluate the performance of the proposed inverter. SiC MOSFETs were applied to the proposed inverter to increase the power efficiency. The experimental results showed that the proposed inverter achieved high performance in terms of leakage current reduction and power efficiency improvement.
